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Abs t rac t  
The r e p o r t  d e s c r i b e s  an  o r g a n i z a t i o n  f o r  a l l o c a t i n g  and load ing  an 
executable  code re la t ive t o  an o r i g i n  i n t o  t h e  main memory by a 10-word micro- 
program. 
kep t  t rac t  of by a small-capaci ty  b u t  very f a s t  a s s o c i a t i v e  memory. During al- 
l o c a t i o n  and load ing ,  t h e  code is  no t  modified i n  any manner. The p h y s i c a l  
addresses  of t h e  i n s t r u c t i o n s  and operands of t h e  code are n o t  known u n t i l  t h e  
The main memory is organized i n t o  pages and t h e i r  ac t iv i t ies  are 
t i m e  of execut ion of t h e  code. This is  c a l l e d  t h e  dynamic addressing.  The 
addres s ing  technique,  t h e  sequence c h a r t ,  and t h e  d e s c r i p t i o n  of t h e  micropro- 
gram are p resen ted  i n  g r e a t  d e t a i l s  i n  the Computer Design Language. 
A Microprogrammed A l l o c a t i n g  Loader 
When a program o r  a segment of a program is  t o  be executed by a pro- 
c e s s o r ,  t h e  i n s t r u c t i o n s  and d a t a  of t h e  program must f i r s t  b e  loaded i n t o  t h e  
main memory. Before t h e  load ing ,  t h e  loade r  must a s s ign  an a b s o l u t e  addres s  t o  
each word of t h e  program and modify i f  necessa ry  t h e  addres s  i n  the  addres s  f i e l d  
of t h e  i n s t r u c t i o n  accordingly.  Once t h e  program is  loaded, r e l o c a t i o n  of t h e  pro- 
gram i s  undes i r ab le  because of t h e  t a s k  of addres s  mod i f i ca t ion .  This r e p o r t  de- 
s c r i b e s  a hardware loade r  which employs an addres s ing  scheme i n  such a way t h a t  
no addres s  mod i f i ca t ion  is  r e q u i r e d  as long as the  program o r  t h e  segment of a pro- 
gram has been assembled relative t o  an o r i g i n .  Since t h e  loade r  l oads  a program o r  
a segment of t h e  program i n t o  whatever memory l o c a t i o n s  are  a v a i l a b l e  a t  t h e  load- 
ing  t i m e ,  i t  is r e f e r r e d  t o  as a dynamic loade r  o r  more d e s c r i p t i v e l y  a dynamic 
a l l o c a t i n g - l o a d e r .  
The dynamic loade r  f a c e s  a number of problems. It must know which memory 
l o c a t i o n s  are a v a i l a b l e  f o r  a l l o c a t i o n  and loading.  A r e  t h e  a v a i l a b l e  l o c a t i o n s  
l a r g e  enough? 
be p r o t e c t e d  from o t h e r  programs i n  t h e  memory, s i n c e  t h e s e  a v a i l a b l e  l o c a t i o n s  a r e  
u s u a l l y  s c a t t e r e d  r a t h e r  t han  contiguous? How i s  t h e  loade r  t o  handle  t h e  a l l o -  
c a t i o n  and load ing  of an a d d i t i o n a l  segment of a program i f  t h e  segment is  needed 
during the  execut ion.  I n  a d d i t i o n ,  t h e r e  is t h e  problem of s t o r a g e  release, t h e  
problem of segment s h a r i n g ,  and the  problem of segment r e l o c a t i o n .  This  s e c t i o n  
d e s c r i b e s  a s o l u t i o n  t o  some of t h e s e  problems. 
I f  s o ,  how can they convenient ly  be a l l o c a t e d  and loaded and s t i l l  
I n  t h e  fol lowing,  t h e  program is  assumed t o  c o n s i s t  of one o r  more 
segments, and t h e  o r i g i n  of each program o r  of t h e  segment of a program i s  assumed 
t o  b e  zero.  
1. Loader Organizat ion 
The o rgan iza t ion  of t he  dynamic loade r  is  shown i n  Fig.  1 where t h e r e  
are a main memory, an a s s o c i a t i v e  memory, t h i r t e e n  r e g i s t e r s  and a memory bus.  The 
r e g i s t e r s  are: addres s  r e g i s t e r  AR, b u f f e r  r e g i s t e r  B ,  n e x t - i n s t r u c t i o n  address  
r e g i s t e r  N I ,  current-segment-number r e g i s t e r  CSN, r e g i s t e r  FPA f o r  s t o r i n g  t h e  
f i r s t  page-address of t h e  a v a i l a b l e  segment, r e g i s t e r  NSN f o r  s t o r i n g  segment number 
of t h e  new segment, r e g i s t e r  NSPN f o r  s t o r i n g  page number of t h e  new segment, page 
counter  PC, argument r e g i s t e r  A ,  mask r e g i s t e r  K ,  b u f f e r  r e g i s t e r  D ,  and c o n t r o l  reg- 
isters MR and MW. The f i r s t  two r e g i s t e r s  are a s s o c i a t e d  wi th  t h e  main memory 31 
and t h e  l as t  f i v e  w i t h  the  a s s o c i a t i v e  memory AM. The memory bus i s  a t t a c h e d  t o  
b u f f e r  r e g i s t e r  B.  
1.1 Configurat ion 
The above-mentioned memories and r e g i s t e r s  are descr ibed by t h e  fol lowing 
CDL s t a t emen t s .  
Comment, c o n f i g u r a t i o n  of a dynamic loade r  (1) 
R e g i s t e r ,  AR(0-14), $address r e g i s t e r  of main memory 
B (0-47) , 
N I  (0-14) , $nex t - in s t ruc t ion  addres s  r e g i s t e r  
CSN(0-4), $ c u r r e n t  segment-number r e g i s t e r  
FPA(0-7) $ f i r s t  page addres s  r e g i s t e r  
PC(0-7), $page coun te r  
NSN(0-4) , 
NSPN (0-4) $new segment page number r e g i s t e r  
A(0-31) , $argument r e g i s t e r  
K(0-31) , $mask r e g i s t e r  
D(0-31) , $buf fe r  r e g i s t e r  
MR 3 $match-read c o n t r o l  b i t  
$buf fe r  r e g i s t e r  of main memory 
$new segment number r e g i s t e r  
G 0 
a
 cd 0 
c-l 
J 
Mw, $match-write c o n t r o l  b i t  
Plemor y ~ M(AR)=x(0-32767,0-47), $main memory 
Bus 3 MBUS (0-47), $main memory bus 
Asso-memory , AM(A,K,D)=AN(O-511,0-31), $ a s s o c i a t i v e  memory 
S u b r e g i s t e r ,  A(X,Y,Z ,SN,S)=A(O-7,8-15,16-23,24-28,29-31), 
K(X,Y ,Z,SN,S)=K(O-7,8-15,16-23,24-28,29-31), 
D(X,Y ,Z,SN,S)=D(O-7,8-15,16-23,24-28,29-31), 
N I  (PA,LA)=NI (0 -7 ,844)  
AR(PA,LA)=AR(O-7,8-14), 
'1.2 Main Memory 
The main memory is convent ional  except t h a t  i t  is  divided i n t o  pages. 
The c h a r a c t e r i s t i c s  of main memory M are shown i n  Table 1. 
256 pages;  each page c o n s i s t s  of 128 48-bit words l o c a t e d  contiguously.  
addres s  c o n s i s t s  of  two p a r t s ,  an 8-bi t  page address  PA f o r  each of t h e  256 pages 
and a 7-bit l i n e  addres s  LA f o r  each of t h e  128 words i n  a page. The pages o f  
t h e  main memory and t h e  two p a r t s  of t h e  main memory address  r e g i s t e r  are shown i n  
F ig .  8.11. 
The main memory has 
The memory 
1.3 Assoc ia t ive  Memory 
The c h a r a c t e r i s t i c s  of t h e  a s s o c i a t i v e  memory AM are shown i n  TaSle 2 .  
The a s s o c i a t i v e  memory c o n s i s t s  of 256 32-bit  words. A s  i l l u s t r a t e d  i n  Fig.  2 ,  
each word p o i n t s  t o  one and o n l y  one page i n  t h e  main memory. Each word c o n s i s t s  
of 5 f i e l d s ;  each f i e l d  i s  maskable by t h e  mask i n  mask r e g i s t e r  K. Each word i n  
t h e  a s s o c i a t i v e  memory is unique; t h e r e f o r e ,  m u l t i p l e  matches do not  occur during 
matching. The a s s o c i a t i v e  memory i s  capable of performing two o p e r a t i o n s ,  match- 
read and match-write. 
memory cycle  t i m e .  
The cyc le  t i m e  of t h e  a s s o c i a t i v e  memory i s  1/4 of t h e  main- 
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Table 1 C h a r a c t e r i s t i c s  of t h e  Main ,Memory 
C h a r a c t e r i s t i c  
word l e n g t h  
page s i z e  
capac i ty  
page address  
l i n e  addres s  
t o t a l  addres s  
cyc le  t i m e  
Desc r ip t ion  
4 8  b i t s  
128  contiguous words 
256 pages o r  32,768 words 
8 b i t s  
7 b i t s  
15 b i t s  
1 microsecond 
Table 2 C h a r a c t e r i s t i c s  of t h e  Assoc ia t ive  Memory 
______ - - __ 
Character is t i c  
word l eng th  
capac i ty  
as s o  c i a t  i v i  t y  
matching 
ope ra t  i o n s  
cyc le  t i m e  
Desc r ip t ion  
32 b i t s  
2 56 words 
f u l l  a s s o c i a t i v e  and maskable 
s i n g l e  match only 
(a )  m a t  ch -read 
(b) m a t c h - w r i t e  
1 / 4  microsecond f o r  match-read 
































1 . 4  Word Formats 
The word format of t h e  a s s o c i a t i v e  memory word is shown i n  F ig .  3. 
There are t h r e e  8-bi t  f i e l d s  f o r  page addres ses  X,  Y ,  and Z ;  a 5-bi t  f i e l d  f o r  
segment number; and a 3 -b i t  f i e l d  f o r  s t a t u s  i n d i c a t i o n .  Page address  X i n d i c a t e s  
t h e  l o c a t i o n  of a page i n  the main memory, and page addres s  Y t h e  l o c a t i o n  of t h e  
n e x t  page. By means of 256 p a i r s  of page addres ses  X and Y ,  t h e  256 pages of t he  
main memory can b e  l i n k e d  i n t o  one segment. By means of t h e  5 - b i t  segment number, 
t h e  256 pages can be l i n k e d  i n t o  as many as 32 segments. Page addres s  Z i n d i c a t e s  
t h e  o rde r  of t h e  page i n  a segment f o r  use i n  operand addres s  f e t c h  as w i l l  b e  fu r -  
t h e r  descr ibed.  The s t a t u s  f i e l d  i s  used t o  i n d i c a t e  t h e  s t a t u s  of t h e  page; an 
example of t h e  s t a t u s  des igna t ion  is  shown i n  Table 3. 
1 .5  An Example 
An a s s o c i a t i v e  memory map i s  exemplif ied i n  F i g .  4 ,  where t h e  main memory 
has  only 12 pages. Program P 1  ( o r  segment P 1  of a program) i s  loaded i n  t h r e e  
pages with page addresses  1, 5 and 9 ;  t hese  pages are l i n k e d  i n t o  a l i n k e d  l i s t  of 
1-5-9 and assigned wi th  a segment number 1. The f i r s t  page of program P 1  i s  l o c a t e d  
, a  
a t  page address  1. The segment number, t h e  f i r s t  page address  and t h e  program name 
P 1  are s t o r e d  i n  t h e  a s s o c i a t i v e  memory and shown a t  t h e  f o u r t h  from t h e  l a s t  l i n e  
of t h e  a s s o c i a t i v e  memory map i n  Fig.  4. The page a t  page address  9 is  t h e  l a s t  
page of segment number 1; t h i s  is  i n d i c a t e d  by t h e  a s t e r i s k  i n  t h e  page-address Y 
. f i e l d  of t h e  1 0 t h  l i n e  i n  Fig.  4 .  S i m i l a r l y ,  programs P2, P3 and P 4  c o n s i s t  o f  
the l i n k e d  lists of pages,  6-4-8, 3-11-0, and 2-10-7 with segment numbers 2 ,  3 
a n d ' 4  r e s p e c t i v e l y .  By means of t h e  segment s t a t u s  des igna t ions  i n  Table 3, s eg -  
ment number 4 con ta ins  t h e  pages a v a i l a b l e  f o r  loading ( r e f e r r e d  t o  as a v a i l a b l e  
segment) ; segment number 1 is a loaded segment; segment number 2 has  been r e l e a s e d  
and is  ready t o  become a p a r t  of a v a i l a b l e  segment; segment number 3 has  been 
permanently loaded ( f o r  such use as t h e  r e s i d e n t  p a r t  of t h e  supe rv i so r  program.) 
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Table  3 An Example of S t a t u s  Designat ion 












r e l e a s e d  
r e se rved  
permanently loaded 
a v a i l a b l e  f o r  loading  
shared  
segment number r e g i s t e r  
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8 b i t s  8 b i t s  8 b i t s  5 b i t s  3 b i t s  
F i g .  3 Word Format of  t h e  Assoc ia t ive  Memory 
s e gmen t 
number 
r e g i s t e r s  
F ig .  4 An Example of Assoc ia t ive  Memory Map 
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The las t  fou r  l i n e s  i n  t h e  a s s o c i a t i v e  memory map of F ig .  4 r e p r e s e n t  
a s s o c i a t i v e  memory words which func t ion  a s  segment-number r e g i s t e r s  as i n d i c a t e d  
by 110 i n  t h e i r  s t a t u s  f i e l d s .  A s  mentioned, t h e  f i r s t  page addresses  of t h e  seg- 
ments are s t o r e d  i n  t h e  addres s  X f i e l d s .  The f i e l d s  f o r  page addresses  Y and Z 
are used t o  s t o r e  t h e  r e t u r n  addresses  as w i l l  b e  f u r t h e r  descr ibed.  Tne segment 
number and s t a t u s  f i e l d s  s t o r e  t h e  segment number and segment s t a t u s  as b e f o r e .  
It should b e  no ted  t h a t  t h e  o rde r  of t h e  words i n  F ig .  4 i s  not  necessar-  
i l y  t he  a c t u a l  o r d e r  i n  t h e  a s s o c i a t i v e  memory; i n  f a c t ,  t h e  a c t u a l  o r d e r  may 
no t  be known. 
1 2  
A 1 1 0  ca t ion  and Loading 2. ____ 
Before t h e  loader  i s  i n i t i a t e d  f o r  loading  a program segment t o  t h e  
main memory , t h e  supe rv i so r  program determines t h a t  t h e  program-segment s i z e  i s  
smaller than  tile avai lable-segment  s i z e ,  and then  s t o r e s  t h e  number of pages of 
t h e  new segment i n t o  t h e  new-segment page-number r e g i s t e r  NSPN and t h e  segment- 
number a s s igned  t o  t h e  new segment i n t o  t h e  new-segment-number r e g i s t e r  NSIJ. The 
f i r s t  page address  of t h e  a v a i l a b l e  segment i s  i n  t h e  f i r s t  page addres s  r e g i s t e r  
FPA. 
Tlie loading  process  c o n s i s t s  of two p a r t s .  The f i r s t  p a r t  a l l o c a t e s  
t h e  a v a i l a b l e  pages o f  t h e  a v a i l a b l e  segment t o  t h e  new segment and s t o r e s  the  
a l l o c a t i o n  i n  t h e  form of t h e  previously-descr ibed l i n e a r  l i s t  i n  t h e  a s s o c i a t i v e  
memory. The second p a r t  a c t u a l l y  loads  t h e  program segment from a backing s t o r a g e  
such as a d i s k  memory i n t o  t h e  main memory. 
The load ing  process  is shown i n  the  sequence c h a r t  of F ig .  5. The 
sequence is i n i t i a l i z e d  by r e s e t t i n g  page counter  PC t o  0 and s e t t i n g  up an ar- 
gument i n  r e g i s t e r  A and a mask i n  r e g i s t e r  K. The argument c o n s i s t s  of t h e  va lue  
i n  r e g i s t e r  FPA as page address  X ,  t h e  v a l u e  of 9 as t h e  chosen segment number 
f o r  t h e  a v a i l a b l e  segment, and t h e  va lue  of 4 as t h e  s t a t u s  des igna t ion .  The 
mask i s  set up wi th  page addresses  Y and Z masked ou t .  Next - ins t ruc t ion  address  
r e g i s t e r  N I  i s  i n i t i a l i z e d  by t ak ing  t h e  va lue  i n  r e g i s t e r  FPA as t h e  page address  
and t h e  v a l u e  of 0 as t h e  l i n e  address .  Curren t  segment-number r e g i s t e r ,  CSN i s  
i n i t i a l i z e d  by  t ak ing  t h e  v a l u e  i n  new segment-number r e g i s t e r  NSN as t h e  c u r r e n t  
segment-number. These two r e g i s t e r  N I  and CSN are i n i t i a l i z e d  f o r  t h e  second p a r t  
of t h e  load ing  process .  
2 . 1  A l loca t ion  
The f i r s t  p a r t  of a l l o c a t i o n  now begins  by decrementing t h e  con ten t s  o f  
r e g i s t e r  NSPN by 1. Assoc ia t ive  memory match-reads t h e  f i r s t  word of  t h e  
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Ent ry  
P C T -  0, 
A ( X , Y , Z , S N , S )  C-FPA-O-0-9-4, i K(X Y , Z ,SN S ) +-255-0-0 -31-7 
N I  (PA ,LA) +FPA-O 1 C S N ( C  NSN, 
F i g .  5 Sequence c h a r t  of t h e  dynamic l o a d e r  
14 
@ second p a r t  
A A (X) Q-NI (PA) 
cI?z+ D (SN) =CSN i n  t err up t 
ret urn 
F ig .  5 (cont inued)  
15 
able segment o u t  of t h e  a s s o c i a t i v e  memory i n t o  b u f f e r  r e g i s t e r  D .  Page address  
Y i n  r e g i s t e r  D i s  t r a n s f e r r e d  t o  t h e  f i r s t  page-address r e g i s t e r  PFA. Next, a 
new word i s  formed i n  r e g i s t e r  D. This  new word con ta ins  page address  Z which is  
t h e  page number i n  page counter  PC, segment number SN taken  from r e g i s t e r  NSN, 
and t h e  s t a t u s  des igna t ion  of  0 (loaded s t a t u s ) .  Subreg i s t e r  D(Y) of  t h e  new word 
should con ta in  t h e  segment-terminat ion  symbol "*" i f  r e g i s t e r  NSPN reaches  0 .  
I n  e i t h e r  case ,  t h e  new word is n e x t  match-writ ten i n t o  t h e  a s s o c i a t i v e  memory. 
I f  t h e  new-segment page-number r e g i s t e r  NSPN were nonzero,  page counter  PC would 
b e  incremented by 1 and t h e  argument would be  set up again  t o  match-read t h e  nex t  
l i nked  word o u t  of t h e  a s s o c i a t i v e  memory and t o  match-write another  new word i n t o  
t h e  a s s o c i a t i v e  memory. Th i s  p rocess  cont inues  u n t i l  r e g i s t e r  NSPN becomes 0 
( i . e .  t h e  l a s t  page of t h e  new segment i s  reached) .  A t  t h i s  t i m e ,  t h e  f i r s t  p a r t  
of a l l o c a t i o n  i s  completed. 
A s  a n  example, a segment of  680 words of  i n s t r u c t i o n s  and da ta  i s  t o  
be a l l o c a t e d .  L e t  3 be t h e  ass igned  segment number, and t h e  a v a i l a b l e  segment 
(segment number 9 )  having  t h e  fo l lowing  sequence o f  pages: 56-34-103-6-89-201-153- 
55. The associative-memory map be fo re  a l l o c a t i o n  i s  shown i n  F ig .  6 ( a ) .  The 
f i r s t  128 words of t h e  segment are a s s igned  t o  page address  56;  t h e  r equ i r ed  oper- 
a t i o n s  f o r  t h i s  assignment are i n d i c a t e d  i n  F ig .  6 (a ) .  The second 128 words a re  
ass igned  t o  page address  3 4 ,  and s i m i l a r l y  the  t h i r d ,  f o u r t h ,  and f i f t h  128 words 
are a s s igned ;  40 words i n  t h e  f i f t h  page are l e f t  unused. A f t e r  t h e  a l l o c a t i o n ,  
t h e  a s s o c i a t i v e  memory map i s  shown i n  F i g e 6 ( b ) .  
2.2 Loading 
The second p a r t  of  loading  t h e  segment now begins  by changing t h e  s t a t u s  
of t h e  argument t o  0 and masking out  page addre-s Y ,  page address  Z ,  and segment 
number SN of  t h e  argument. The l i n e  addres s  i n  s u b r e g i s t e r  NI(TA) is t e s t e d  t o  
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b 1 
‘ 8  1 FPA 
(a)  b e f o r e  a l l o c a t i o n  









r e g i s t e r s  
PC 
(b) a f t e r  a l l o c a t i o n  
F i g .  6 An Example of Assoc ia t ive  Memory Map 
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determine whether i t  i s  127. If it  i s  n o t  127, on ly  t h e  l i n e  addres s  needs t o  
be incremented by 1 and t h e  page addres s  needs no change. I f  i t  is 1 2 7 ,  a new 
page address  needs t o  be f e t ched  from t h e  a s s o c i a t i v e  memory; t h i s  i s  done by a 
match-reading ope ra t ion  wi th  t h e  page addres s  i n  s u b r e g i s t e r  N I  (PA) as page addres s  
X of t h e  argument. Page addres s  Y i n  b u f f e r  r e g i s t e r  D a f t e r  t h e  match-reading 
ope ra t ion  is t h e  new page addres s ;  t h i s  page addres s  is ROW t r a n s f e r r e d  t o  sub- 
r e g i s t e r  NI(PA) . A f t e r  t h e  match-reading o p e r a t i o n ,  s u b r e g i s t e r  D(SN) and D(Y) 
are both t e s t e d .  I f  s u b r e g i s t e r  D(SN) does n o t  ag ree  w i t h  the segment number i n  
r e g i s t e r  CSN,  an i n t e r r u p t  is i n i t i a t e d ;  t h i s  comparison s e r v e s  t h e  f u n c t i o n  of 
memory p r o t e c t i o n .  I f  s u b r e g i s t e r  D(f) con ta ins  the  segment-termination symbol 
"*", t h e  load ing  of t h e  segment is  completed. 
Whether s u b r e g i s t e r  NI(LA) con ta ins  127 o r  n o t ,  t h e  memory addres s  i n  
r e g i s t e r  N I  i s  now t r a n s f e r r e d  t o  address  r e g i s t e r  AR and t h e  main memory word now 
assumed ready a t  memory bus MBUS i s  s t o r e d  i n t o  t h e  main memory. 
now r e t u r n s  and again tests t h e  l i n e  addres s  i n  s u b r e g i s t e r  NI(LA). This  process  
cont inues u n t i l  t he  segment-termination symbol i s  reached. 
The load ing  
2.3 Statement D e s c r i p t i o n  
The a l l o c a t i n g  and loading sequences in  the  sequence c h a r t  of F i g .  5 
are descr ibed by the  fol lowing p rocedura l  s t a t emen t s .  
Comment, a l l o c a t i n g  sequence of t h e  dynamic loade r  ( 3 )  
Comment, i n i t i a l i z a t i o n  (4) 
PC-0, A(X,Y , Z , S N ,  S)+FPA-O-O-9-4, K(X,Y , Z ,  SN, S)C-255-0-0-31-7 ; 
N I  (PA ,LA) C-FPA-0 , C S N C - N S N  ; 
Comment, h e r e  begins  t h e  a l l o c a t i n g  loop 
/W/  NSPNbcountdn NSPN, MR 
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FPA+D(Y) ,  D ( Z  , S N , S )  
I F  (NSPN=O) THEN (GOTO X) ELSE (MW-1); 
P C c - c o u n t u p  P C ,  A(X)+FPA,  GOTO W; 
1x1 D ~ ~ ~ ~ * ;  
mG--1; 
C o m m e n t ,  loading sequence of the  d y n a m i c  loader 
C o m m e n t ,  i n i t i a l i z a t i o n  
A(S)+O , K(X,Y , Z  ,SN, S)e255-0-0-0-7 ; 
C o m m e n t ,  here begins t h e  l o a d i n g  loop 
/Y/  I F  ( N I ( L A ) = 1 2 7 )  THEN (GOTO Z )  ; 
A ( X ) t - N I  (PA)  ; 
MR+-1; 
I F  (D(SNCSN) THEN (GOTO INTERRUPT)  ; 
I F  (D(Y)=*) THEN (GOTO RETURN) E L S E  ( N I ( P A ) + D ( Y ) ) ;  
/ z/ N I  ( L A ) L c o u n t u p  N I  (LA) ; 
AR-NI ; 
B-WUS; 
M ( A R ) i - B ,  GOTO Y ;  
END 
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3 .  Discuss i o n s  
3.1 I n s t r u c t i o n  Sequencing 
I n s t r u c t i o n  sequenci g i s  c o n t r o l l e d  by t h e  next-in t r u c t i o n  addre S 
r e g i s t e r  N I ;  t h e  lower 7-bit  c o n s t i t u t e s  t h e  l ine-address  counter  f o r  sequencing 
the  l i n e  a d d r e s s ,  and the  upper 8 -b i t  s t o r e s  t h e  page address .  Execution of a 
segment beg ins  a t  t h e  f i r s t  l i n e  of t h e  f i r s t  page o f  t he  segment. Within a 
page, t h e  l i n e  address  is advanced by t h e  l i ne -addres s  counter .  When t h e  l i n e -  
address  coun te r  r e c y c l e s  from t h e  v a l u e  of 127 t o  0 ,  a new page needs t o  b e  ob- 
t a i n e d  from t h e  a s s o c i a t i v e  memory. The manner t h a t  t h e  new page and l i n e  addres ses  
are ob ta ined  is  i d e n t i c a l .  t o  t h a t  desc r ibed  i n  t h e  second p a r t  of t h e  loading 
process .  Notice t h a t  t h e  a c t u a l  memory addresses  of t h e  i n s t r u c t i o n s  of t h e  
segment are n o t  known u n t i l  t h e s e  i n s t r u c t i o n s  are being execuqed; 
3.2 Operand Address Fetch 
The i n s t r u c t i o n  be ing  executed has  a 15 -b i t  operand address .  This 
address  is  one r e l a t i v e  t o  t h e  o r i g i n  of t h e  segment b u t  n o t  t h e  a c t u a l  memory 
addres s  because t h e  operand a d d r e s s e s  of t h e  i n s t r u c t i o n s  of t he  segment have 
n o t  been &hanged during t h e  loading.  The re fo re ,  t he  a c t u a l  operand address  
where t h e  operand is  s t o r e d  i n  t h e  main memory must be found. The l i n e  addres s  
of t h i s  a c t u a l  operand a d d r e s s ,  however, i s  t h e  same as t h e  o r i g i n a l  lower 7-bi t  
address  which, now i n  t h e  b u f f e r  r e g i s t e r  B ,  i s  t r a n s f e r r e d  t o  s u b r e g i s t e r  AR(LA). 
The page addres s  of t h e  a c t u a l  operand address  is found from t h e  a s s o c i a t i v e  
memory by us ing  page addres s  Z i n  t h e  argument ( i n s t e a d  o f  page addres s  X as 
i n  t h e  case of i n s t r u c t i o n  sequencing).  A f t e r  t h e  match-reading o p e r a t i o n ,  page 
address  X i n  b u f f e r  r e g s i t e r  D is  t h e  page address  o f  t h e  a c t u a l  operand address  
which i s  then t r a n s f e r r e d  t o  s u b r e g i s t e r  AR(PA) f o r  f e t c h i n g  t h e  operand. 
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3 . 3  Branching, Indexing and I n d i r e c t  Addressing 
Branching may occur  when a t r a n s f e r  i n s t r u c t i o n  i s  be ing  executed.  I n  
t h i s  case, t h e  operand addres s  is  an i n s t r u c t i o n  addres s .  The operand address  
i s  again f e t ched  i n  t h e  s a m e  manner as desc r ibed  above except t h a t  t he  l i n e  
addres s  i n  b u f f e r  r e g i s t e r  B and the  page address  from t h e  a s s o c i a t i v e  memory 
are now t r a n s f e r r e d  t o  t h e  n e x t - i n s t r u c t i o n  addres s  r e g i s t e r ,  i n s t e a d  o f  t he  
o r i g i n a l  addres s  i n  addres s  r e g i s t e r  AR. 
The above operand addres s  f e t c h  does n o t  prevent t h e  use of  indexing 
and i n d i r e c t  addres s ing .  To a d d i t i o n a l l y  p rov ide  indexing,  t h e  con ten t s  of t h e  
index r e g i s t e r  are added t o  ( o r  s u b t r a c t e d  from) t h e  o r i g i n a l  r e l a t i v e  addres s  
b e f o r e  t h e  operand addres s  is fe t ched .  For i n d i r e c t  addres s ing ,  an operand 
address  i n s t e a d  of an operand is  f e t c h e d  and t h e  operand address  f e t c h  is  re- 
peated. 
3.4 Program Return and Storage Release 
I f  an i n t e r r u p t  occurs  during t h e  execut ion o f  t he  i n s t r u c t i o n s  of 
a segment, t h e  s u p e r v i s o r  program p l a c e s  t h e  r e t u r n  addres s  (both page and 
l i n e  addres ses )  i n  t h e  segment number r e g i s t e r  ass igned t o  t h i s  segment as il- 
l u s t r a t e d  by P 1 ,  P2, P 3  and P4 i n  Fig.  8.13, and then selects ano the r  segment 
f o r  execu t ion .  Whenever execut ion of t h e  o r i g i n a l  segment i s  resumed, t h e  super- 
v i s o r  program o b t a i n s  t h e  r e t u r n  address  from the  segment number r e g i s t e r  
ass igned t o  t h e  o r i g i n a l  segment. 
When execut ion of a segment i s  completed, t h e  s u p e r v i s o r  program may 
decide t o  release t h e  pages of t h e  segment. The release can b e  simply done by 
l i n k i n g  t h e  pages t o  t h e  a v a i l a b l e  segment. 
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4 .  Microprogramming 
The a l l o c a t i o n  and loading a lgo r i thm has  been descr ibed i n  t h e  sequence 
c h a r t  of Fig.  5 and i n  s t a t emen t s  (3) t o  (8). This  a lgo r i thm i s  now implemented 
by a microprogram s t o r e d  i n  a c o n t r o l  memory. 
program of 10 c o n t r o l  words. 
A s  w i l l  b e  seen, i t  r e q u i r e s  a micro- 
4 . 1  Microprogram c o n t r o l  conf igu ra t ion  
The microprogram c o n t r o l  h a s  c o n t r o l  memory QJI a s s o c i a t e d  wi th  addres s  
r e g i s t e r  H and c o n t r o l  word r e g i s t e r  F ,  s t a t u s  r e g i s t e r  STAY c o n t r o l  r e g i s t e r  
MC,  reset swl t ch  RESET, clock P ,  and two decoders .  This  c o n f i g u r a t i o n  i s  
des c r i b  ed b e low. 
Comment, t h e  microprogram c o n t r o l  c o n f i g u r a t i o n  ( 9 )  











p (0-2) Y 
$ c o n t r o l  memory address_f;egister 
$ c o n t r o l  word r e g i s t e r  
$main-memory-cycle r e g i s t e r ,  
$ s t a t u s  r e g i s t e r  
$ c o n t r o l  memory 
ADDRESS(1F (STA(O)+STA(l>+STA(2)+STA(3)=0) THEN (He--countup H) 
ELSE (H<--F(O-7) STAQ--0) , 
KA(O-3)=F(10-11) , 
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KN (0-3)zF (17-18) , 
Micro-operation ADDRESS i n  t h e  above b l o c k  s t a t emen t  s p e c i f i e s  a two-way branch- 
i n g ,  depending on t h e  s t a t u s  i n  t h e  STATUS r e g i s t e r .  
4.2 Timing and c o n t r o l  s i g n a l s  
Each main memory cyc le  i s  chosen t o  co inc ide  wi th  t h r e e  c o n t r o l  memory 
c y c l e s ;  each c o n t r o l  memory cyc le  t o  co inc ide  w i t h  one clock cyc le ;  each a s soc ia -  
t i v e  memory t o  co inc ide  with one clock phase. Therefore ,  t h e r e  are 3 s t e p s  i n  
each c o n t r o l  memory cyc le  and 9 s t e p s  i n  each main memory cyc le .  The c o n t r o l  s i g -  
n a l s  are now desc r ibed  below. 
Comment, c o n t r o l  s i g n a l s  descr ibed by t h e  l a b e l s  
/RESET (ON) / 
/MC(O) *P (0) / 
/MC(O) *P (1) / 
/MC(O) *P (2) / 
/MC(1) *P(O)/ 
/MC(l) *P (1) / 
/MC(l) *P (2) / 
/MC(2)*P(O)/ 
/MC(2) *P (1) / 
/MC(2) *P (2) / 
M C f - 4 ,  
$begin of a mm cycle  and cm cycle  
MCf--cir  MC $end of a c m  cyc le  
$begin of a cm c y c l e  
MC.C--cir MC $end of a cm cyc le  
$begin of a cm cycle  
MCC--cir MC $end of both memory cyc le s  
23 
The t h r e e  s t e p s  i n  each c o n t r o l  memory c y c l e  are sequenced by t h e  t h r e e  phases 
of c lock P(0-2), and t h e  t h r e e  c o n t r o l  memory cyc le s  i n  each main memory cyc le  
are sequenced by t h e  t h r e e  states of r i n g  counter  MC(0-2) which is c i r c u l a r l y  
r i g h t s h i f t e d  a t  t h e  end o f  each c o n t r o l  memory cycle .  
4.3 Control  word format 
Table 4 shows t h e  c o n t r o l  word format.  The 30 b i t s  of t h e  c o n t r o l  word 
i n  r e g i s t e r  F c o n s i s t s  of two groups: f i e l d  F(0-7) which contains  a c o n t r o l  
memory f o r  branching addres s  and f i e l d  (8-29) which con ta ins  t h e  c o n t r o l  b i t s .  
The two decoders are a t t a c h e d  t o  f i e l d s  F(10-11) and F(17-18). Each of b i t s  1 9 ,  
22, 23 and 25 c o n t r o l s  a micro-operation which tests a cond i t ion  and t h e n  s t o r e s  
the  t e s t e d  result i n  t h e  STATUS r e g i s t e r .  
4.4 Microprogramming t h e  loade r  
With t h e  c o n t r o l  word format i n  Table 4 ,  t he  sequence c h a r t  i n  F ig .  5 
can now b e  desc r ibed  by t h e  fol lowing CDL s t a t emen t s .  These s t a t emen t s  are 
grouped i n t o  9 c o n t r o l  wordsteach i n d i c a t e d  by a comment s t a t emen t  and shown with 
t h e i r  c o n t r o l  memory addresses .  The c o n t r o l  word i s  fe t ched  during clock phase 
P(0).  Control  memory address  i s  t r a n s f e r r e d  t o  addres s  r e g i s t e r  H during clock 
phase P (1 ) .  Assoc ia t ive  memory is ope ra t ed  a l s o  du r ing  clock phase P (1 ) .  A l l  
o t h e r  micro-operations except: t h e  main-memory o p e r a t i o n  occur du r ing  clock phase 
P(2) 
Comment, dynamic loade r  (10 1 
/RESET(ON)/ STA4-O , Hb.--O F<--O, MC4--0 
Comment, c o n t r o l  word at  H=O 
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Table  4 Control  Word Format 
Cont ro l  Clock i Code I Micro-operation 













0 1  
10 
11 
n e x t  c o n t r o l  word address  
-f(H) 
DO ADDRESS 
no ope ra t ion  
A(X)+FPA, 




K ( X , Y  , Z ,  SN, S)t255-0-0-31-7, 
PCtO, 
PCtcountup PC, 
no ope ra t ion  
N I  (PA ,LA)+FPA-0 , 
NI(LA)tcountup N I  (LA), 
N I  (PA)tD(Y) , 
I F  (NI(LA)=127) THEN (STA(O)&, 
A(X)tNI(PA)) ELSE (STA(0)tl) , 
D(Z ,SN,S)tPC-NSN-0 , 
D ( Y ) t *  
I F  (D(Y)#*) THEN (STA(l)& , 
NI(PA)tD(Y)) ELSE (STA(1)tl) , 
I F  (D(SN)=CSN) THEN (STA(2)tO) ELGE (STA(2)+1), 
NSPNtcountdn NSPN, 






/F ( 8) *P (0) / F<--CM(H), 
/W1) *p (1) / A( X ,Y , Z SN , S )f--FPA-0 -0 -9 -4, 
/F(13)*P(2) / K (X ,Y , Z , SN , S)f--2 55 -0 -0 -31- 7 , 
/F(15) *P (1) / PC<--0 y 
m(1) *P(1) / N I  (PA ,LA)<--FPA-0 , 
/F(27) *P(l)  / CSNf--NSW , 
/F(9)*P(2)/  DO ADDRESS, 
Comment, here b e g i n s  t h e  a l l o c a t i o n  
Comment, c o n t r o l  word of H = l  
/F ( 8 )  *P (0 1 / H--CM(H) , 
/KA(2)*P(l)/ A(X) <--FPA 
/F(24)*P(1)/  NSPNf-countdn NSPN, 
/F(28) *P (2) / MRf-1 
/F(9)*P(2)/  DO ADDRESS, 
Comment, c o n t r o l  word at  H=2 
/F(8) *P(O) / F<--CM(H) 
/F(26) * P ( l ) /  FPA---D(Y) 
/F (20) *P (1) / D(Z,SN,S)<--PC-NSN-~ , 
$Hf--1 
( j "  
$Hf--2 
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/F (25) *P (1) / I F  (NSPN=O) THEN (STA(3)f--l) ELSE (STA(3)f--O) 
/F(9)*P(2)/ DO ADDRESS $H<--4 o r  3 
Comment, c o n t r o l  word at H=3 
/F ( 8) *P (0 1 / Ff--CM (H) 
/F(16) *P(l) / PC<--coul~tup PC y 
/F(29)*P(2)/ Mw4--1 y 
/F ( 9 1 *P (2 1 / DO ADDRESS, 
Comment, here begins  the load ing  
Comment, c o n t r o l  word a t  H=4 
/F(8)*P(0)/ F<--CM(H) 
/F(21)*P(l) /  D (Y)+--* 
/F(29)*P(2)/ mJ4--1 y 




Comment, c o n t r o l  word a t  H=6 
/F (8) *P ( 0 )  / Ff--CM(H) , 
/F(19)*P(1)/  I F  (NZ(LA)=127) TEEN (STA(O)<--0, A(X)<--NI(PA)) 
ELSE (STA(O)<--l) 
/F(31)*P(2)/  I F  (STA(O)=O) THEN (MR+--l), 
/F(9)*P(2)/  DO ADDRESS $H4--7 o r  9 
Comment, c o n t r o l  word a t  H=7 
/ F (  8) *P ( 0 )  / F<--CM(H), 
I F  (D(SN)=CSN) THEN (STA(2)<--0) ELSE (S (2)+--1),  3 /F(23) *P (1) / 
/F(9)  *P(2) / DO ADDRESS $H(--8 o r  i n t e r r u p t  
Comment, c o n t r o l  word a t  H=8 
F<--CM(H) , 
I F  (D(Y)#*) THEN (STA(1)f--0, NI(PA)f--D(Y)) 
ELSE (STA(1)f--1), 
DO ADDRESS, $Hf--9 o r  r e t u r n  
Comment, c o n t r o l  word a t  H=9 
/F(R)*P(O)/ F4--CM(H) , 
/KN(2) * P O )  / N I  (LA)<--countup N I  (LsA) , 
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DO ADDRESS, MCf--4, $Hf--6  
(21) a word from bus MBUS i n t o  main memory M 
AR<--NI , $simultaneous with s t a t emen t s  ( 1 7 )  
MCf--cir MC , 
B+-MBUS, 




$simultaneous with s ta tements  (18) 
$simul taneous with s t a t emen t s  (19 ) 
The a s s o c i a t i v e  memory is  ope ra t ed  i n t e r m i t t e n t l y  during both a l l o c a t i o n  
and loading.  The main memory, c o n t r o l l e d  by r e g i s t e r  MC,  i s  n o t  operated during 
a l l o c a t i o n ;  i t  is  ope ra t ed  i n t e r m i t t e n t l y  during loading.  However, when i t  is  
ope ra t ed  , t h e  main m e m o r y  cyc le  occurs  s imultaneously with c o n t r o l  memory cycle. 
in  execut ing t h e  controlwords 1oc.ated a t  addresses  6 ,  7 and 8. 
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